Abstract-This paper is based on our previous paper entitled "Square Root Generator for Galois Field in Multiple-Valued Logic"[1] where we have discussed several patents in the area of Multiple-Valued Logic in Galois Fields. In [1], we have presented two pipelined square root circuits for Galois field in Multiple-Valued Logic (MVL) for smaller systems as well as various patents. We also discussed basic Galois Field properties. We have used composite Galois fields in a MVL approach to generate the required square root value in the field. The fact that less literals are used in our approach speeds up the calculation operation. The MVL approach of calculating the square root in a composite Galois field is novel. In this review, we present the application of this approach in larger Galois Field systems. It is highly recommended for readers to review [1,2] before proceeding with this paper since it contains rich reference material.
p is a prime number. p is the base and it was chosen to be = 2 since the base of the binary system consists of 0 and 1. k will give a series of 0s and 1s from the coefficients of a polynomial. This polynomial is generated using an irreducible polynomial. If 
GF
, m should equal to 3 and so on. Based on our approach in [1] and in [3, 4] , we have used a 4-level system to encode the elements of Galois field. On the other hand, the extension of our idea to an 8-level system design will be an interesting idea. In this case, Galois field will be of the form ) ) 2 (( 4 m GF for any m. The main challenge in these kinds of circuits is to design an 8-level Galois field adder and multiplier circuits which remains as future look.
In this paper, we will illustrate how to deal with larger Galois field systems. In the previous paper [ ... "01" "11" "10" "10" "00" "01" "11" "01" "00"
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IV. SQUARE ROOT ALGORITHM
The A operation can be found from the below property [1] :
Here in this larger system k = 6, then the above equation might be written as: 
VI. CONCLUSIONS AND FUTURE DEVELOPMENTS
We have presented a unique encoding technique to interpret the binary signals into MVL signals in an equivalent content using the quaternary system. In this review, we have shown that our unique encoding technique is expandable for larger systems to any Galois field order. This method can be applied in applications in [6, 7] . In this paper, we have added a new and innovative way to do calculations in larger Galois Fields for MVL. We believe that the interpretation technique for MVL signals using composite Galois fields made our approach successful. This work complements our Galois Field calculations in MVL so a full 8-level Galois Field CPU can be designed. The main challenge in these kinds of circuits is to design an 8-level Galois field adder and multiplier circuits which remains as future look.
